Skip to content

:What is xilinx virtex FPGA?


FPGA (Field Programmable Gate Array) is a semiconductor device containing programmable logic components and programmable interconnects. FPGAs can be configured and reconfigured to desired application requirements after manufacturing. This makes FPGAs extremely versatile integrated circuits for prototyping and implementing digital circuits.

Xilinx Virtex series FPGAs are among the most advanced and widely used FPGAs in the industry. They provide very high capacity, performance, and extensive features for addressing the requirements of the most complex digital designs.

Overview of Xilinx Virtex FPGAs

The Virtex family is Xilinx’s flagship FPGA offering for high-end applications demanding very high capacity, performance, and bandwidth. Key characteristics of Virtex FPGAs include:

  • Advanced FPGA architecture based on SRAM configuration technology
  • High density of programmable logic cells and I/Os
  • Extensive clock management and interconnect capabilities
  • Advanced embedded features including high-speed transceivers, DSP blocks, block RAMs, PCIe, Ethernet
  • Sophisticated development software and IP support
  • Proven in a wide range of applications from wired and wireless infrastructure to aerospace and defense systems
  • Manufactured in state-of-the-art technology down to 7nm FinFET process
  • Available in high-reliability space-grade and industrial grade temperature versions
  • The top-end Virtex series competes with Intel (formerly Altera) Stratix FPGAs for leadership in FPGA capabilities

The major product families within the Virtex series over its two-decade evolution are: Virtex, Virtex-II, Virtex-4, Virtex-5, Virtex-6 and Virtex UltraScale. Each generation has pushed FPGA technology boundaries to deliver exponentially greater logic capacity, bandwidth, and features.

FPGA Overview

To better understand Virtex FPGAs, it is helpful to first briefly introduce FPGA technology.

What is an FPGA?

An FPGA or field programmable gate array is an integrated circuit chip containing three key programmable elements:

  1. Configurable Logic Blocks (CLBs) – Basic building blocks to implement digital logic gates and functions
  2. I/O Blocks – Periphery blocks providing input/output connectivity
  3. Programmable Interconnects – Routing paths between logic and I/O blocks

Structure of an FPGA (Image source: ResearchGate)

The FPGA can be programmed to perform desired functions by configuring the logic blocks and then interconnecting them with wires routed through the programmable routing matrix. This field-programmability offers immense flexibility compared to fixed-function ICs like ASSPs.

FPGA Fabric

The core of an FPGA is its fabric consisting of:

Configurable Logic Blocks (CLBs) – Made of small Look-Up Tables (LUTs) and flip-flops that can be user-programmed to implement logic functions, arithmetic operations, and memory elements. CLBs are arranged in an array and repeated across the FPGA.

Programmable Interconnects – Channels of horizontal and vertical routing tracks spanning the CLB array. Programmable switches connect the wiring tracks in flexible ways for routing signals between CLBs and I/O blocks.

I/O Blocks – Located at the periphery, these contain programmable I/O drivers/buffers to communicate signals off-chip. Some I/Os can also perform basic logic.

FPGA Configurable Logic Block structure (Image source: ResearchGate)

In addition to the generic fabric, FPGAs incorporate dedicated hardware blocks like block RAMs, DSP slices, clock management, PLLs, high-speed transceivers and more depending on the model.

FPGA Configuration

FGPAs use static RAM technology for configuration and programming. The SRAM cells control all the programmable switches and multiplexers in the CLBs, routing fabric, and I/Os. When powered on, an external memory device loads configuration data into the SRAM which programs the FPGA with the required logic and interconnects.

Evolution of Xilinx Virtex Series

The Virtex FPGA series has constantly pushed the technology envelope over two decades to achieve exponential increases in capacity and performance:

Virtex (1996)

  • First commercial FPGA with 1 million system gates
  • Up to 96 configurable logic blocks (CLBs)
  • On-chip RAM for distributed memory
  • High speed I/O up to 330 MHz

Virtex-II (2000)

  • Up to 9 million system gates capacity
  • Enhanced CLBs with built-in adders and WYSIWYG design
  • Up to 3.2 Gbps serial transceivers
  • Advanced power management features

Virtex-4 (2004)

  • 65nm process enabled up to 200K logic cells
  • DSP slices and 36 Kb block RAM for advanced embedded features
  • Multi-gigabit serial transceivers up to 11.2 Gbps
  • PCI Express Endpoint compliance

Virtex-5 (2006)

  • 40nm process for up to 330K logic cells and 69 Mb RAM
  • High-performance DSP48E slices
  • Multi-gigabit serial transceivers scaled to 6.5 Gbps
  • Next generation PowerPC in hard IP blocks

Virtex-6 (2009)

  • 40nm process with 1.7 billion transistors delivering two million logic cells
  • Serial transceivers operating up to 11.8 Gbps
  • Advanced power optimization techniques

Virtex UltraScale (2014)

  • Leading-edge 20nm process with up to 8.4 million logic cells
  • UltraRAM blocks for data buffering up to 432 Mbits
  • GTH transceivers up to 32.75 Gbps
  • Integrated 100G Ethernet solutions

This steady progression in integrating more advanced programmable logic resources and faster I/O bandwidth has made Virtex FPGAs exceptionally capable platforms for addressing highly demanding application needs.

Virtex FPGA Architecture

Xilinx Artix 7
Xilinx Artix 7

Virtex FPGAs have incorporated innovative architectural features to optimize performance, power efficiency, reliability, embedded functionality, signal processing capabilities and development productivity over successive generations.

Logic Fabric

The foundation of Virtex FPGAs is an array of highly flexible Configurable Logic Blocks (CLBs) containing LUTs, flip-flops, multiplexers, arithmetic carry chains and more. LUTs can implement any logic function of inputs. The spectrum of logic designs that can be mapped to the CLB array is immense. Surrounding the logic fabric are high-bandwidth I/O blocks and power/clock distribution networks.

Routing Architecture

Equally important is the programmable routing architecture that determines interconnect performance and efficiency. Virtex FPGAs utilize:

  • Multiple segmented routing channels spanning CLB rows and columns
  • An abundance of tracks to minimize congestion
  • Diverse length lines – short connects, hex lines, long lines, global networks
  • Low-skew global clocks distributed in balanced H-Trees
  • Fast carry chains for arithmetic operations

This flexible routing allows complex designs with high fanouts and clock frequencies to be implemented.

Embedded Block RAM

On-chip block RAMs provide large distributed memory for data buffering and look-up tables. Virtex UltraScale+ FPGAs have up to 68 Mb of UltraRAM blocks that can operate at speeds over 500 MHz.

DSP Slices

Hard DSP slices allow high-speed arithmetic like multiply-accumulate to be performed without consuming logic fabric. Virtex UltraScale+ incorporates up to 7680 DSP slices capable of up to 27 x 27 = 729-bit multiplications.

High-Speed I/O

Virtex chips feature gigabit-speed serial I/O transceivers for interfacing to the latest optical, networking and memory technologies. The current Virtex UltraScale+ has GTY transceivers operating up to 32.75 Gbps.

Hard IP Blocks

Dedicated hardware for common functions like PCIe, Ethernet, processors, memory/bus interfaces, video codecs have been integrated over generations. This improves performance and saves logic resources.

Advanced Power Management

Extensive power saving techniques like fine-grained clock gating, power domains, low voltage operation, optimized logic structures are employed. Virtex UltraScale+ consumes as low as 100 μW per logic cell.

Configuration Infrastructure

Virtex leverages high-speed configuration ports, encryption, SEU immunity, partial reconfiguration and remote updates to deliver secure and reliable in-field programmability.

Virtex FPGA Device Offerings

Within each Virtex family, a range of models with different logic, I/O and transceiver capacities are offered targeting diverse applications. Some examples:

Virtex UltraScale+ Product Selection Guide

Virtex UltraScale Product Selection Guide

This multitude of options allows matching the optimal Virtex FPGA model to application needs in terms of I/O bandwidth, logic capacity, power budget, cost etc.

Virtex FPGA Development Ecosystem

Xilinx offers sophisticated design tools and resources to harness Virtex FPGAs:

  • Vivado Design Suite – Leading edge integrated design environment (IDE) for synthesis, placement, routing, simulation, implementation, debugging
  • IP Catalog – Massive portfolio of pre-optimized logic cores, interfaces, software drivers
  • Reference Designs – Proven design templates to accelerate development
  • Development Boards – Range of evaluation boards to prototype and test designs
  • System Generator – DSP design tool to integrate Xilinx MATLAB and Simulink
  • High-Level Synthesis – Transform C/C++/OpenCL code to optimized RTL
  • Domain-Specific Solutions – Solutions for key markets including data centers, automotive, vision systems
  • Designer Community – Active user community and technical support

Leveraging these software tools and resources is key to shorten time-to-market, enhance design productivity and fully harness the capabilities of Virtex FPGAs.

Applications of Virtex FPGAs

The enormous capacity, flexibility and performance of Virtex FPGAs make them ideal accelerators for diverse applications:

Data Center Compute/Networking

Implementing algorithms like machine learning inference or genomic sequencing in hardware on FPGAs massively speeds up throughput compared to software. Virtex FPGAs are deployed in data centers by cloud companies like Microsoft and Amazon. High-speed networking gear also relies on Virtex transceivers.

Wireless Base Stations

Virtex enables software-defined radio, digital pre-distortion, forward error correction and baseband processing for 4G/5G wireless infrastructure.


Sensor fusion, computer vision, neural networks for autonomous vehicles can be accelerated using Virtex while meeting ASIL requirements.

Test and Measurement

High-speed interfaces like JESD204 used in semiconductor testers are implemented on Virtex FPGAs. Real-time processing of wideband signals for defense testing also utilizes Virtex.

Imaging Systems

High resolution image signal processing at very high data rates is made possible by Virtex FPGAs. Applications include medical imaging, optics, video surveillance etc.

Aerospace and Defense

Virtex devices meet DO-254 certification for avionics. Radar, software-defined radio, video analytics are example mission-critical applications.

Scientific Research

The reconfigurability of Virtex FPGAs allows creating application-specific processing architectures like those used in astronomy and particle physics experiments.

This versatility to address diverse computation and I/O-intensive applications has made Virtex the gold standard FPGA for accelerating real-world systems.


Xilinx Virtex series FPGAs represent the pinnacle of programmable logic technology with very high logic density, bandwidth, embedded feature sets and robust development ecosystems. They empower designers to implement customized hardware architectures for meeting the changing demands of compute/IO-intensive applications in fields ranging from data center to defense. With ongoing innovations like 3D-IC packaging and software-defined development, Virtex FPGAs will continue breaking barriers in FPGA capabilities and user productivity.


What are the main differences between Virtex and Spartan FPGAs?

Virtex is the flagship high-end FPGA series while Spartan targets lower cost applications. Virtex offers higher logic capacity, more features like transceivers, hardened IP, memory bandwidth. Spartan has smaller density and optimized for cost/power-sensitive designs.

How are the different Virtex families related to each other?

Virtex families like Virtex-4, Virtex-5, Virtex-6 etc represent successive generations built with more advanced process technology, architecture upgrades and added features. Virtex UltraScale is the latest generation providing massive capacity, performance and integration.

What process technologies are used to manufacture Virtex FPGAs?

Leading edge manufacturing processes like 7nm FinFET are used to fabricate Virtex chips. Each generation shifts to smaller geometries allowing greater transistor density and performance. Advanced packaging like 2.5D is also utilized.

What is unique about Virtex compared to FPGAs from other vendors?

Virtex differentiators include very high logic and IO bandwidth, abundant hard IP blocks, advanced DSP optimized fabric, extensive software/IP ecosystem, vast application experience and technology leadership through rapid innovations.

What are some alternatives to using Virtex FPGAs?

Alternatives include lower-cost FPGAs like Spartan or competition, GPUs for acceleration, ASICs for custom hardware, CPUs+DSPs or other programmable logic/SoC devices. Virtex provides best in class FPGA capabilities on critical metrics.

Everything about Xilinx Virtex FPGA Product Line

Integrated circuits are a vital aspect of electronic and electrical systems. It not only proves pivotal in designing electronics but ensures their proper functioning. Consequently, you will find ICs in amplifiers, computer memory, video processors, microprocessors, switches, etc. However, like all other industry-revolutionizing products and product lines, it is impossible to talk about and understand ICs fully without canvassing the Virtex FPGA. So what is it all about?  

Virtex represents a flagship FPGA product family established by Xilinx. It includes models and configurations that are optimized for diverse applications. The Xilinx Virtex encompasses different families. It includes Virtex-E, Virtex-II, Virtex-4, Virtex-5, Virtex-6, and Virtex-7. Virtex-7 (3D), Virtex UltraScale, Virtex UltraScale+, and SoC finalize the product group.

Virtex FPGA series rely on the CLBs (configurable logic books). Each CLB equates to several ASIC gates and comprises several slices which have different construction architecture between families. Virtex FPGA also possesses other series, including Artix (low-cost), Kintex (mid-range), and Spartan low-cot series.

Virtex has diverse product series with plenty of families. Therefore, this article will focus on the Virtex FPGA product series. Let us get to it right away, shall we?

Xilinx Virtex FPGA

Virtex FPGAs from Xilinx have a huge industry reputation for their market impact and innovation. The Virtex FPGA gets programmed in special hardware description languages like Verilog or VHDL and utilizes the Vivado or Xilinx design suite. Its architectural design encompasses an I/O block that controls output and input pins in the Virtex chip. Such a design proves instrumental in supporting a myriad of signaling standards.

All the pins are the default for the input mode, implying high impedance, with I/O pins getting assembled into I/O banks that feature every bank supporting a different voltage. Moreover, besides configurable FPGA, the Virtex FPGAs also entail fixed-function hardware for memories, multipliers, microprocessor cores, ECC, and FIFO logic, besides DSP bocks. But it does not stop there; it encompasses Ethernet high-speed serial transceivers, MAC blocks, and PCI express controllers.

If you, therefore, need to purchase a Virtex FPGA product series from Xilinx, it helps to consider certain aspects. For instance, it will come in handy to comprehend the different series for each product line under the Xilinx Virtex FPGA product line, their corresponding features, and their suitability to your area of application. Additionally, other aspects such as costs, your PCB contract manufacturer, PCB design needs, etc., have to be factored in.

Xilinx Virtex-II

The Virtex-II FPGA family was developed for high-performance functions encompassing low to high-density designs and basing everything on its customized modules and IP cores. It delivers a comprehensive solution for wireless networking, telecommunication, DSP, and video applications. It entails DDR, LVDs, and PCI interfaces. The advanced Virtex-II architecture, besides the 0.15 µm / 0.12 µm CMOS 8-layer metal procedure, ensures optimization for low-power, high-speed operations. Additionally, it combines many flexible attributes and densities that go up to ten million system gates. Consequently, it reinforces programmable logic design abilities besides proving a fantastic option in mask-programmed arrays.

  • Input/Output Blocks

The IOBs prove programmable besides having three categorizations. It includes an input block complete with DDR or single-data-rate register, output block with DDR register, and a bidirectional block combining output and input configurations.

  • CLBs

It is a resource that encompasses two 3-state buffers and four slices. Each has two function generators, arithmetic logic gates, two storage elements, a fast carry look-ahead chain, large multiplexers, a horizontal cascade gate, and extensive function ability.

  • Global Clocking

The global clock multiplexer and DCM buffers give a comprehensive solution in the design of high-speed clocking schemes. The Virtex-II possesses up to twelve DCM blocks, with every DCM capable of being deployed to eradicate clock distribution delays.

  • Routing Resources

All the Virtex-II elements, such as CCLB, IOB, etc., use a similar interconnect scheme with a single global routing matrix access. A total of sixteen global clock lines exist, with each quadrant having eight.

  • Configuration

Virtex-II devices get configured through a process of loading data to the internal configuration memory. It uses one among the five: slave-serial, slave selectMAP, master-serial mode, master SelectMAP, and boundary-scan modes. Additionally, a DES (Data Encryption Standard) decryptor proves available.

Xilinx Virtex-2Pro

It comes as an FPGA design based on customized modules and IP cores. The Virtex-II Pro adds a PowerPC CPU and multi-gigabit transceiver in its architecture. Therefore, it offers a comprehensive solution to wireless, telecommunication, video, wireless, DSP, and networking applications. The industry-leading 0.13 µm CMOS nine-layer copper process, besides the Virtex-II Pro architecture, ensures optimization for high-performance designs featuring a divergent density range. Additionally, it mixes a myriad of IP cores and flexible attributes, which enhance the programmable logic design abilities. Consequently, it is an excellent option to mask programmed gate arrays.

  • IOBs

The input/output blocks come programmable and with diverse categorizations. The registers prove level-sensitive or edge-triggered D-type flip-flops latches. What’s more? The IOBs support single-ended I/O standards like LVCMOS and LVTTL, PCI-X compatible, PCI compliant, and GTLP and GTL compliant.

  • PowerPC 405 Processor Block

The PPC405 RISC CPU executes instructions at sustained rates of a single instruction per cycle. Additionally, data cache and on-chip instruction limit design complexity besides enhancing system throughput. Features include storage control, PowerPC RISC CPU, a virtual memory management unit, debug support, and OCM controllers.

  • CLBs

The configurable logic blocks possess two 3-state buffers and four slices. Each slice proves equivalent to the next and has two function generators, arithmetic logic gates, two storage elements, large multiplexers, a Horizontal cascade gate or chain, and wide function ability. Here, the function generators also prove configurable.

  • Routing Resources

Elements such as the CLB, IOB, block SelectRAM+, DCM, and multipliers utilize one scheme besides a similar global routing matrix. Timing models also get shared, and this improves the predictability aspect of high-speed design performance.

  • Configuration

It proves similar to all other Virtex families, especially on the mode of bitstream loading. However, the DES ensures the security of the bitstream once loaded on the chip.

  • Integrated Logic Analyzer and Readback

Another key element of the Virtex-II pro is that its stored configuration data can be read back in instances requiring verification.  Consequently, it allows for a seamless debugging process whenever necessary.

Xilinx Virtex-4

Similar to other Virtex series, the Virtex-4 from Xilinx combines the ASMBL architecture with a wide-ranging variety of flexible attributes. It enhances the programmable logic design abilities, ranking it a powerful option to the ASIC tech. Virtex-4 FPGAs encompass three subfamilies in LX, SX, and FX and thus provides multiple attribute options and combinations that can address complex applications. It has a hard-IP core block encompassing the PowerPC processors, 622 Mb/s to 6.5 Gb/s serial transceivers, tri-mode Ethernet MACs, dedicated DSP slices, source-synchronous interface blocks, and high-speed circuitry in its clock management. A standard Virtex-4 FPGA building block improves the ones found in renowned Virtex, Virtex-E, Virtex-II Pro, Virtex-II, and Virtex-II Pro X families. Therefore, it implies that earlier generation designs can prove upward compatible.  

The Virtex-4 devices get fabricated on an advanced 90nm copper procedure by deploying 300 mm wafer technology.

  • Configuration

Virtex-4 devices get configured through a loading process of the bitstream to the ICM or internal configuration memory. It completes this through slave-serial, master SelectMAP, slave selectMAP, master-serial, and boundary-scan mode. It also features an optional 256-bit AES decryption that gets supported on-chip. Consequently, it provides intellectual property (IP) security.

  • Block RAM

It has a block RAM resource of 18 Kb true dual-port RAM, and it is programmable from 16K x 1 to 512 x 36, width and depth configurations. Additionally, every port is fully independent and synchronous. It thus offers three “read-during-write” modes. What’s more? Block RAM proves cascadable and should carry out large embedded storage blocks. Further, the back-end pipeline register, built-in FIFO support, byte write, and clock control circuitry prove but only a few features supported within the Virtex-4 FPGA

  • CLBs

For the Virtex-4 FPGAs, the CLB resource comprises four equivalent slices. Each has two function generators, arithmetic logic gates, two storage elements, and larger multiplexers, besides a quick carry look-ahead chain. The Virtex-4 FPGA’s function generators prove configurable as 4-input LUTs. Two CLB slices can get their LUTs configured to become 16-bit distributed RAM or 16-bit shift registers. Its two storage elements can also prove level-sensitive or edge-triggered D-type flip-flops latches.

  • I/O Blocks

Input/output blocks come programmable with different categorizations. Further, the IOB registers can either prove level-sensitive latches or edge-triggered D-type flip-flops. Another possibility entails configuring the DCI I/O attribute to offer on-chip termination, especially for every single-ended I/O and differential I/O standard.

  • Routing Resources

Components on the Virtex-4 devices deploy a similar interconnect scheme besides a similar global routing matrix access. Additionally, the timing models get shared and thus, enhances the performance prediction for the high-speed designs.

Xilinx Virtex-5

The Virtex-5 FPGAs deploy the second-generation ASMB column-based architecture. It possesses five sub-families, with every sub-family having a distinct features ratio regarding meeting the needs of diverse and advanced logic designs. The FPGA family contains the most progressive, high-performance logic fabric. It also has plenty of hard-IP system-level blocks that include the powerful 36-Kbit block RAM and second-generation 25 x 18 DSP slices. It also contains the SelectIO technology (including built-in digitally-controlled impedance), system monitor functionality, and the ChipSync source-synchronous interface blocks. Further, the Virtex-5 FPGA also features a superior clock management tile complete with an integrated PLL and DCM clock, innovative configuration options, and generators.

  • Configuration

The Virtex-5 devices get configured through a bitstream loading process into the internal configuration memory. It can become a reality through the deployment of the following modes. The slave-serial, master-serial, slave selectMAP, master SelectMAP, boundary-scan, SPI, and BPI-down/BPI-up modes. Additionally, it supports options such as 256-bit AES bitstream decryption, multi-bitstream management, and the auto-detection of the parallel configuration bus width. What’s more? It can also support parallel daisy chains and ECC and CRC configurations.

  • System Monitor

The system monitor on the Virtex FPGAs from Xilinx is a vital building block for high reliability or availability infrastructure. It enhances the monitoring of the on-chip FPGA physical environment besides its immediate system surroundings. It has several subfamilies, with each member possessing a system monitor block. The Virtex-5 System Monitor is built using a 10-bit 200kSPS Analog-to-Digital Converter (ADC).

An ADC is instrumental in digitizing several on-chip sensors in providing information concerning the FPGA’s physical environment. The on-chip sensors entail a power supply and temperature sensors. External environmental access gets facilitated by several external analog input channels. Such analog inputs come general purpose and, thus, can get deployed in digitizing a diverse variety of voltage signals.

In addition, support gets provided for true differential, bipolar, and unipolar input schemes. Consequently, full access to external channels and on-chip sensors is guaranteed through the JTAG TAP, which allows the present JTAG infrastructure located on the board (PC) to be utilized for advanced diagnostic and analog tests during development and post-deployment. The System Monitor often proves fully operational before the FPGA configuration and after powering it up. Further, the System Monitor never needs an obvious instantiation in the design to access aspects such as basic functionality. Consequently, it permits the System Monitor utilization during the latter stages of the design cycle.

  • Routing Resources

Every component in the Virtex-5 device deploys a similar interconnect scheme besides single access to the universal routing matrix. Additionally, the design of the CLB-to-CLB routing provides a comprehensive connectivity set in very few hops. Since timing models get shared, the prediction of the high-speed designs gets enhanced.

  • Global Clocking

The global-clock multiplexer buffers and the CMTs offer a comprehensive solution for the design of high-speed clock networks. Every CMT possesses a single PLL and two DCMs. The PLL and DCM can be deployed independently. The Virtex-5 contains up to six CMT blocks and thus offers a total maximum of eighteen clock generator elements. Each DCM gives a familiar clock generation ability. However, when it comes to the generation of deskewed external or internal clocks, every DCM can get utilized to eliminate the delay in clock distribution. It also offers 270°, 180°, and 90° phase-shifted output clock versions. The Virtex-5 FPGA has PLL to augment the capability of the DCM. Such a clock offers extra synthesis and reference clock jitter filtering options. What’s more? It possesses 32 global-clock MUX buffers complete with a differential clock tree to minimize the duty cycle distortion besides the jitter.

  • Boundary Scan

The boundary-scan associated data registers and instructions support a typical configuration and access methodology for Virtex-5 devices. Consequently, it allows for conformation and compliance with IEEE standards 1532 and 1149.1.

  • Block RAM

The Virtex 36 Kbit, dual-port RAM block resources, come programmable, especially from 32K x 1 to 512 x 72, in diverse width and depth configurations.  Additionally, every 36-Kbit block can get configured to function as two autonomous 18-Kbit dual-port RAM blocks. Remember, every port is fully independent and synchronous and thus provides three “read-during-write” modes.

  • CLBs

The configurable logic block resource entails two equivalent slices. Every slice has four storage elements, a similar number of function generators, large multiplexers, arithmetic logic gates, and a quick carry look-ahead chain. The function generators can get configured as dual-output 5-input or 6-input LUTs.  Additionally, the storage elements (four) can get configured into level-sensitive or edge-triggered D-type flip-flop latches.

  • I/O Blocks

The Virtex-5 FPGAs have programmable IOBs with diverse categorizations. The DCI (digitally controlled impedance I/O attribute can get configured to give on-chip termination.  

Xilinx Virtex-6 FPGA

Xilinx Virtex-6 FPGA

The series comes as a programmable silicon foundation for TDPs (targeted design platforms) to deliver integrated hardware and software components. Consequently, it enables designers to concentrate on innovation immediately after their cycle of development starts. The series deploy the ASMBL column-based architecture besides possesses several individual sub-families.

It has countless built-in system-level blocks. Such attributes allow the logic designers to develop the highest functionality and performance levels in the FPGA-based system. The Virtex-6 FPGA gets built using the 40 nm cutting-edge copper process tech. It also proves a programmable option when it comes to custom ASIC tech. Virtex-6 FPGA provides a top solution in addressing the requirements of high-performance DSP, logic, and embedded system designers, primarily those with unprecedented connectivity, logic, soft microprocessor, and DSP capabilities.  

  • Configuration

Virtex-6 FPGA has a customized configuration and stores it in an SRAM-type internal latch. The configuration bits can range from 26Mb to 177Mb based on the device’s size but disregard the particular user-design implementation unless you deploy the compression mode.

Additionally, the configuration mode proves volatile and requires reloading every time the FPGA gets powered up. It is possible to reload this storage at any moment, provided you pull the PROGRAM_B pin low.  

Bit-serial configuration can come as either master serial mode or the slave serial mode. The master serial mode infers when the FPGA creates the CCLK signal, while the slave serial mode implies when the external configuration source of data clocks the FPGA. A standard configuration process encompasses the execution of the sequence as follows.

  • It detects power-up or PROGRAM_B during Low
  • It clears the entire configuration memory
  • A sampling of the mode pins gets completed to establish the configuration mode. It can prove slave or master, parallel or bit-serial, or even bus width.
  • It loads the configuration files and begins with the bus-width detection pattern, synchronization word, checking for the correct device code before ending with the CRC (cyclic redundancy check) of the whole bitstream.
  • Start-up then implements a user-defined events sequence that releases the internal presser or reset of flip-flops, optionally waits for the PLLs or phase-locked loops to lock or/and the matching of the DCI, besides activating the drivers’ output, and transitioning the DONE pin to High.
  • CLBs, LUTs, and Slices

It is possible to configure the LUT (look-up table) of Virtex-6 FPGAs as either two 5-input LUTs with isolated outputs but possessing common addresses or one 6-input LUT with a singular output. Optional registration of every LUT output can get carried out in a flip flop. Consequently, four such LUTs, together with their arithmetic, carry logic form, multiplexers, two slices, and eight flip flops from the CLB. It is also possible to optionally configure four flip flop slices as latches, provided that you configure each flip flop slice per LUT. However, such an occurrence demands that the rest (four flip-flops in the slice) stay unused.    

  • Clock Management

Every Virtex-6 FPGA contains up to nine CMTs (clock management tiles), each comprising two MMCMs (mixed-mode clock managers) that prove PLL-based. It features attributes such as phase-locked loop, MMCM programmable features, and clock distribution.

  • Block RAM

Every Virtex-6 FPGA contains a range of 156 to 1064 dual-port block RAMs. Remeber, each port block stores 36 Kbits. Additionally, each RAM block possesses two independent ports with nothing in common other than the data stored. It features synchronous operation, error detection, and rectifier, besides a programmable data width.

  • Digital Signal Processing

DSP applications deploy numerous binary accumulators and multipliers, best executed in devoted DSP slices. Every Virtex-6 FPGA has plenty of dedicated, low-power, and full-custom DSP slices, and these combine small size with high speed while retaining the flexibility of the system design.

  • I/O (Input/Output)

The amount of I/O pins differs and can range from 240 to 1200 based on the package size and device. Every I/O pin can get configured to comply with a hefty amount of standards. Besides the supply pins and other dedicated configuration pins, every package pins possess similar I/O capabilities that can only get constrained by specific banking rules.

I/O pins get organized in banks of forty pins. Each bank contains one standard output supply-voltage pin that powers specific input buffers. An important consideration for I/O pins includes understanding their electrical characteristics, digitally controlled impedance, and corresponding I/O logic.

  • System Monitors

All Virtex-6 FPGAs have system monitor circuits that provide power supply and thermal status information. The sensor outputs get digitized with a 10-bit 200kSPS ADC. The system monitor by design consistently digitizes all the on-chip sensors output. Every recent reading (measurements) gets stored in devoted registers.

It is vital to note that the series does not end at the Xilinx Virtex-7. Other families within this product line exist and include Virtex-7 FPGA, Xilinx PROM, etc., to mention but a few.


Integrated circuits are vital for electronic systems and so do the Xilinx Virtex product lines. If you want to buy a relevant IC within this product range but are unsure what to settle for, you can always get guidance at RayMing PCB and Assembly. Customer care is one among many IC services we provide.

Xilinx Virtex Part Numbers List

  • XC7K325T-1FBG676C
  • XC7K325T-1FBG676C
  • XC7K325T-1FBG676CES9909
  • XC7K325T-1FBG676CES9910
  • XC7K325T-1FBG676CES9911
  • XC7K325T-1FBG676CES9912
  • XC7K325T-1FBG676CES9913
  • XC7K325T-1FBG676CES9919
  • XC7K325T-1FBG676I
  • XC7K325T-1FBG900C
  • XC7K325T-1FBG900CES9909
  • XC7K325T-1FBG900CES9910
  • XC7K325T-1FBG900CES9911
  • XC7K325T-1FBG900CES9912
  • XC7K325T-1FBG900CES9913
  • XC7K325T-1FBG900CES9919
  • XC7K325T-1FBG900I
  • XC7K325T-1FFG676C
  • XC7K325T-1FFG676CES9909
  • XC7K325T-1FFG676CES9910
  • XC7K325T-1FFG676CES9911
  • XC7K325T-1FFG676CES9912
  • XC7K325T-1FFG676CES9913
  • XC7K325T-1FFG676CES9919
  • XC7K325T-1FFG676CES9937
  • XC7K325T-1FFG676CESLAB
  • XC7K325T-1FFG676CESLAB1
  • XC7K325T-1FFG676I
  • XC7K325T-1FFG900C
  • XC7K325T-1FFG900CES9909
  • XC7K325T-1FFG900CES9910
  • XC7K325T-1FFG900CES9911
  • XC7K325T-1FFG900CES9912
  • XC7K325T-1FFG900CES9913
  • XC7K325T-1FFG900CES9919
  • XC7K325T-1FFG900CES9937
  • XC7K325T-1FFG900CESLAB1
  • XC7K325T-1FFG900I
  • XC7K325T-1FFG900I9924
  • XC7K325T-1FFG900I9927
  • XC7K325T-2FBG676C
  • XC7K325T-2FBG676CES9909
  • XC7K325T-2FBG676CES9910
  • XC7K325T-2FBG676I
  • XC7K325T-2FBG900C
  • XC7K325T-2FBG900CES9909
  • XC7K325T-2FBG900CES9910
  • XC7K325T-2FBG900I
  • XC7K325T-2FFG676C
  • XC7K325T-2FFG676CES9909
  • XC7K325T-2FFG676CES9910
  • XC7K325T-2FFG676CES9937
  • XC7K325T-2FFG676CESLAB1
  • XC7K325T-2FFG676I
  • XC7V2000T-1FLG1925CES9913
  • XC7V2000T-1FLG1925CES9915
  • XC7V2000T-1FLG1925CES9922
  • XC7V2000T-1FLG1925CES9937
  • XC7V2000T-1FLG1925CES9938
  • XC7V2000T-1FLG1925ES9921
  • XC7V2000T-1FLG1925I
  • XC7V2000T-2FH1761C
  • XC7V2000T-2FHG1761C
  • XC7V2000T-2FHG1761CES
  • XC7V2000T-2FHG1761CES9911
  • XC7V2000T-2FHG1761CES9913
  • XC7V2000T-2FHG1761CES9922
  • XC7V2000T-2FHG1761CES9937
  • XC7V2000T-2FHG1761CES9938
  • XC7V2000T-2FL1925C
  • XC7V2000T-2FLG1925C
  • XC7V2000T-2FLG1925CES
  • XC7V2000T-2FLG1925CES9911
  • XC7V2000T-2FLG1925CES9913
  • XC7V2000T-2FLG1925CES9922
  • XC7V2000T-2FLG1925CES9937
  • XC7V2000T-2FLG1925CES9938
  • XC7V2000T-G2FH1761E
  • XC7V2000T-G2FHG1761E
  • XC7V2000T-G2FL1925E
  • XC7V2000T-G2FLG1925E
  • XC7V2000T-L2FH1761E
  • XC7V2000T-L2FHG1761E
  • XC7K325T-2FFG900C
  • XC7K325T-2FFG900CES9909
  • XC7K325T-2FFG900CES9910
  • XC7K325T-2FFG900CES9937
  • XC7K325T-2FFG900CESLAB1
  • XC7K325T-2FFG900CESLAB2
  • XC7K325T-2FFG900I
  • XC7K325T-2FFG900I9926
  • XC7K325T-3FBG676E
  • XC7K325T-3FBG900E
  • XC7K325T-3FFG676E
  • XC7K325T-3FFG900C
  • XC7K325T-3FFG900E
  • XC7K325T-ESLAB
  • XC7K325T-FFG900
  • XC7K325T-L2FBG676E
  • XC7K325T-L2FBG900E
  • XC7K325T-L2FFG676E
  • XC7K325T-L2FFG900E
  • XC7K480T-1FFG1156C
  • XC7K480T-1FFG1156CES9919
  • XC7K480T-1FFG1156I
  • XC7K480T-1FFG901C
  • XC7K480T-1FFG901CES9919
  • XC7K480T-1FFG901I
  • XC7K480T-2FFG1156C
  • XC7K480T-2FFG1156I
  • XC7K480T-2FFG901C
  • XC7K480T-2FFG901I
  • XC7K480T-3FFG1156
  • XC7K480T-3FFG1156E
  • XC7K480T-3FFG901
  • XC7K480T-3FFG901E
  • XC7K480T-L2FFG1156
  • XC7K480T-L2FFG1156E
  • XC7K480T-L2FFG901
  • XC7K480T-L2FFG901E
  • XC7V2000T-1FH1761C
  • XC7V2000T-1FH1761I
  • XC7V2000T-1FHG1761C
  • XC7V2000T-1FHG1761CES
  • XC7V2000T-1FHG1761CES9911
  • XC7V2000T-1FHG1761CES9913
  • XC7V2000T-1FHG1761CES9915
  • XC7V2000T-1FHG1761CES9922
  • XC7V2000T-1FHG1761CES9937
  • XC7V2000T-1FHG1761CES9938
  • XC7V2000T-1FHG1761ES9921
  • XC7V2000T-1FHG1761I
  • XC7V2000T-1FL1925C
  • XC7V2000T-1FL1925I
  • XC7V2000T-1FLG1925C
  • XC7V2000T-1FLG1925CES
  • XC7V2000T-1FLG1925CES9911
  • XC7VX485T-2FFG1927CES9937
  • XC7VX485T-2FFG1930
  • XC7VX485T-2FFG1930CES9913
  • XC7VX485T-1FFG1157CES9915
  • XC7VX485T-1FFG1157CES9919
  • XC7VX485T-1FFG1158CES9915
  • XC7VX485T-1FFG1158CES9919
  • XC7VX485T-1FFG1761CES9913
  • XC7VX485T-1FFG1761CES9915
  • XC7VX485T-1FFG1761CES9919
  • XC7VX485T-1FFG1761CES9937
  • XC7VX485T-1FFG1761CESLAB
  • XC7VX485T-1FFG1927
  • XC7VX485T-1FFG1927CES
  • XC7VX485T-1FFG1927CES9913
  • XC7VX485T-1FFG1927CES9919
  • XC7VX485T-1FFG1927CES9937
  • XC7VX485T-1FFG1927CESLAB
  • XC7VX485T-1FFG1930CES9913
  • XC7VX485T-1FFG1930CES9915
  • XC7VX485T-1FFG1930CES9919
  • XC7VX485T-1FFG1930CES9937
  • XC7VX485T-2FFG1761CES9913
  • XC7VX485T-2FFG1761CES9937
  • XC7VX485T-2FFG1927CES
  • XC7VX485T-2FFG1927CES9913
  • XC7V2000T-L2FL1925E
  • XC7V2000T-L2FLG1925E

Xilinx Kintex-7 FPGAs technical database




                Get Fast Quote Now