4 Layer PCB: Stackup, Design & Manufacturing

Make the layer budget answer an electrical task

For this 4-layer design, begin with two internal layers: ground, power or routing. List the nets that require controlled geometry, the rails that need dedicated distribution and the regions occupied by component escape. Count usable routing space after plane and via constraints, not before them.

S–G–G–S supports two signal/power surfaces near ground references. S–G–P–S adds a power plane, but bottom signals then depend on that plane and its return-current continuity. Neither sequence is a universal winner. Set the outer dielectric gaps and actual material before routing controlled impedance; nominal board thickness alone is insufficient.

Give each critical signal layer a documented reference and preserve that path at vias and connectors. Power planes can participate in the return structure, but plane splits and the associated return transition need review. A stack chosen solely because it is symmetric or because it has many planes still needs signal-integrity and power-delivery analysis.

4 layer PCB stackup design tool

Select a target thickness, compare construction candidates where available, and inspect the numbered copper layers. You can change every dielectric thickness in the row editor. The finished total includes entered copper and coating allowances. The optional width estimate uses your own approved design Dk; it is an initial single-ended microstrip comparison, not a field-solver or differential-pair result.

4-layer thickness, core and prepreg examples

Start with the mechanical constraint, then check whether the electrical allocation can fit within it. A connector stack height or enclosure is a target; it does not establish the availability of a particular prepreg construction. In a conventional even-layer foil build, cores and bonding gaps can be counted before the exact materials are chosen. Odd-count examples below are geometry allocations only.

Planning examples: 35 µm finished surface copper, 18 µm inner copper, zero separate coating allowance. These are reference candidates, not stocked or released constructions. A difference is not an approved tolerance. The tool can change the target and edit every dielectric row. Values above the FR406 reference core range are nominal design targets.

A digital controller moving from two layers

A four-layer controller can keep two routing surfaces adjacent to reference planes. Signal–ground–ground–signal is useful when power can be distributed on the routing surfaces; signal–ground–power–signal instead requires a deliberate bottom-signal reference and decoupling strategy. Neither arrangement removes the need to examine return transitions at connectors and vias.

Select the resin system, not just a Tg label

Choose the laminate and bonding system from the electrical path, assembly exposure and reliability requirements. FR-4 describes a family rather than a single dielectric constant. Glass style, resin content, frequency and the measurement method can change the value used in a circuit model. A higher Tg does not automatically mean lower insertion loss, better copper adhesion or a higher continuous service temperature.

For a routine rigid construction, identify the manufacturer and complete grade, approved thickness options and copper foil. For longer high-speed channels, compare the loss model, copper roughness and actual channel length before selecting a low-loss material. A short local bus and a long connector-to-connector route may not need the same material expenditure. Hybrid construction requires a separate bonding and compatibility review.

Keep material substitutions under engineering control. A purchasing description that says only “FR-4, high Tg” cannot preserve an impedance model or a qualification record. Ask for proposed alternatives before release, compare the required properties, and record the accepted construction in the drawing revision. Supplier data supports selection; it does not certify the finished board or establish current stock.

Use the right thickness in each calculation

Finished board thickness is the sum of the copper, dielectric and any coating allowance defined in the drawing. The dielectric thickness in a microstrip calculation is only the gap between the signal and its reference plane. Entering total board thickness in that calculation can produce an unusable trace width. State whether a supplied core thickness includes copper before adding the copper rows.

The planner counts finished outer copper once and counts each inner copper layer separately. Its candidate search uses symmetric dielectric gaps to expose an initial thickness solution. It does not model resin flow, copper-area fill, glass nesting or pressing shrinkage. After choosing a candidate, replace reference values with the fabricator’s proposed pressed thicknesses and record the actual laminate and prepreg constructions.

The optional outer-line estimate uses an entered design Dk and a zero-thickness microstrip model. It excludes solder mask, etch shape, roughness and differential coupling. Use it to understand scale, then request the fabricator’s field-solver table with signal/reference layers, finished copper, line width and pair spacing. An arithmetic thickness match is not an impedance guarantee.

Review the interconnect and inspection plan together

Start with a drill map that distinguishes through holes, blind holes, buried connections, microvias and any backdrill operation. Each needs a depth or layer span, diameter basis and acceptance definition. The planner’s depth-to-drill ratio is a geometric check using pre-plating drill diameter; it is not a universal plating capability limit and must not be confused with finished hole diameter.

For a conventional multilayer, inner circuits are imaged and inspected before lay-up, bonding and outer-layer processing. The required number of press cycles comes from the interconnect architecture. Additional copper layers do not automatically mean sequential lamination, stacked microvias or via-in-pad. If those features are required, include filling, capping and registration requirements in the quote scope.

Match the test to the requirement. Netlist continuity and isolation do not measure insertion loss or validate a return path. Controlled-impedance coupons need an agreed structure and test method; RF measurements need defined ports, fixtures and calibration boundaries. Dimensional inspection and relevant cross-sections should represent the actual construction and hole families. Decide which records accompany the first build and subsequent orders.

Compare complete constructions when reviewing price

Layer count is one cost driver, not a pricing formula. Material consumption, usable panel area, copper, drill families, lamination sequence, surface finish, inspection, electrical test and quantity all contribute. A narrow board can fit a panel efficiently or waste more area after process rails and coupons are included. Small quantities spread setup and fixture costs across fewer boards.

Ask comparable suppliers to quote the same material definition, finished thickness, copper, finish, hole map and acceptance scope. Separate one-time engineering or tooling from repeat fabrication. Also separate bare-board manufacture from component sourcing and assembly. A cheaper quote may simply omit a coupon, a test report or a finish requirement that another quote includes.

The optional budget uses your entered setup, fabrication-per-board and batch test allowances. It has no live factory tariff and makes no claim about current market prices. Its range is an uncalibrated planning scenario, not a statistical confidence interval. Complex and unsupported constructions produce a useful engineering brief instead of a misleading instant price. Contact remains available before any calculation.

Make the first enquiry useful, even with preliminary files

Send the board outline and mechanical requirements, fabrication artwork, drill data, quantity, intended revision and the target thickness. Include the layer order with copper weight or thickness, material grade, core and bonding-layer descriptions. Identify open decisions explicitly. A preliminary design is enough to start a review if it is clearly distinguished from a released manufacturing package.

List controlled-impedance net classes with their signal layer, reference layer, target, tolerance and intended test method. Provide the proposed via spans, finished hole sizes and any backdrill limits. For selective finishes, identify the physical regions and required deposit specification; a broad term such as gold finish does not distinguish wear contacts from solderable pads.

If assembly is included, add the BOM with manufacturer part numbers, placement data, assembly drawing and test expectations. Review connector soldering, thermal exposure and mechanical support where they affect the board. Download the current planner output and attach it with the drawing. The Contact link opens the enquiry page; it does not silently upload files or transfer calculator inputs.

Continue with the decision that remains open

4 layer PCB questions

Engineering references

The linked original documents support material identification and layout principles. Use the current exact-grade and device guidance for a released project. They do not certify a RAYPCB production process.

• Isola FR406 — core / prepreg reference table, Rev A (2019)
• Texas Instruments — practical PCB layout guidance
• Texas Instruments — layout, planes and routing examples