Skip to content

What is QuickLogic Eclipse II FPGA ?

The use of chips globally has grown. With this increase in usage comes an increase in the demand for faster and better chips. This begs the question, the future of what? Whether you’re in the semiconductor industry, you might be interested in knowing that the QuickLogic Eclipse II Family will solve many problems.

The current technology is the critical component in this current time of fast-paced technology changes. Although it has its benefits, it can be challenging to implement. The QuickLogic Eclipse II Family is an efficient solution to end this problem.

The chip was constructed with the best components and has undergone testing in the various stages of product development. As a result, fast speeds, low power consumption, and unique integrated capabilities have made this multitalented chip.

The chips can work together with other QuickLogic products, and they have created the QuickLogic Eclipse II Families. The main purpose of this chip is to connect the system to the outside world and allow it to send and receive information.

The top of the chip contains many components that provide connectivity. It also provides one-on-one communication and even an Ultra-Fast Embedded Flash Memory. These are all on top of a wireframe structure. It allows for adjustments in all directions without any hindrances.

What is the QuickLogic Eclipse II Family?

The QuickLogic Eclipse II Family is a family of integrated circuits. It depends on a common chip core design manufactured by many different foundries. It also uses a tiny number of processing technologies. As a result, it has all the features needed for a small- or medium-sized processor.

The QuickLogic Eclipse II Family interacts with other chips that use the same core to maintain speed and efficiency. A family of this kind makes it easier for customers to assemble complex solutions quickly and conveniently.

Each QuickLogic Eclipse II Family contains unique capabilities. We can add them individually or combine them with other products. In addition, the chip comes with a set of standard communication interfaces. They are helpful for both serial and parallel communications. It also has a programmable interface for communications using other families of chips.

These diverse capabilities provide customers with a range of individual chips and chips options. In addition, they have different combinations of the core’s capabilities. So, they can choose the options that meet their specific needs.

What is Fusion?

The QuickLogic Eclipse II Family is an example of QuickLogic’s Fusion program. It combines many features into one product. As a result, applications can be designed by picking and choosing just the right features and functions to get precisely what’s needed.

Fusion products offer a leaner, faster way to create applications.

The QuickLogic Eclipse II Family provides customers with a vast range of capabilities and features at a minimum number of pins. It makes this chip the ideal solution for many applications and markets. Rayming PCB & Assembly can use the same basic platform to build different systems, such as routers, gateway, or modems. This is because the QuickLogic Eclipse II Family is versatile. As a result, we can use it in communication systems, software infrastructures, and other related uses.

This chip is suitable for high-performance and low power consumption applications. It can achieve a maximum speed of over 100 million instructions per second (100 MIPS) at less than 500 mW. In addition, it has embedded flash memory and external serial EEPROM. The QuickLogic Eclipse II Family also works with the Eclipse IDE development environment. It increases application development efficiency.

The QuickLogic Eclipse II Family is suitable for systems that require good connectivity capabilities. It also needs easy handling of multiple communications channels. This allows it to interact with other chips that perform a given function without lag or delay.

The QuickLogic Eclipse II Family is a powerful solution easy on the system. A great thing about the QuickLogic Eclipse II Family is that we can use it in all different applications. It offers wide opportunities for customization to meet individual customers’ requirements. It doesn’t matter if you want to connect it to one component or several.

QuickLogic Eclipse II Family design

The QuickLogic Eclipse II Family runs on a serial interface, making it easy to handle because all its operating systems won’t need to change. This means that you don’t need to worry about any compatibility issues. In addition, the chip is highly efficient and works well with a power-efficient architecture. It allows it to work in as little as 1 mA of current at 60 MHz.

Floorplanning enables resource allocation to take place. It is possible to find the FlexLayout option that provides both low power and good area. This makes it possible to design your floor plan between a few other components without wasting any space. The QuickLogic Eclipse II Family also contains a unified clock distributed to all the peripheral subsystems for maximum integration. We call it a single-phase clock distribution (SPCD).

Constraints can easily work with only parts of the core that need them, so you can optimize the chip to meet your specific needs. This will make your system more efficient and flexible.

Critical aspects of designs include:

1. Logic blocks

They are the basic building blocks to build larger logic functions. Generally, all the routing channels are helpful to process different signals, making them a very flexible feature. They are also the main parts of the chip’s architectural blocks.

2. Hard blocks

They contain pre-assigned functions and configurations. Examples include the FlexDMA block or the ChipScope block. The ChipScope tool is helpful to collect data and debug system issues. Higher-end FPGAs can contain high-speed DDR memories.

3. Softcore blocks

They are the basic building blocks that QuickLogic has developed. They provide APIs and mechanisms for extending the core into high-level applications, such as PTC, CPLD, or ASICs. The FlexScale option creates custom configurations independently of the clock domain settings.

The family integrates a serial interface between two independent Clock Domains, the Sync Cores. When multiple synchronous lanes are helpful, the clocks are synchronized to ensure a stable data flow.

The QuickLogic Eclipse II Family comes with several options that we can use depending on your need.

4. Integration

This allows designers to develop complex systems using different blocks. In addition, they have a simple way to access the functionality. It includes an 800 MHz dual-core ARM Cortex-A9 MPCore that provides high performance and efficiency. In addition, the block integrates a DDR2 flash memory and serial port. As a result, it allows designers to have more features without needing a separate integrated flash device.

5 Clocking

It manages the clock requirements to prevent the system from having clock skew. The clock domain block has two independent clocks. It keeps the two clocks associated with logic and routing channels separate.

6. 3D architectures

The 3D architecture allows designers to develop large and complex systems. In addition, the QuickLogic Eclipse II Family’s flexible layout and simple architecture assist in creating high-level applications. Also, the QuickLogic Eclipse II family has an 800 MHz dual-core ARM Cortex-A9 MPCore. It integrates a DDR2 flash memory and serial port that provides more features. You do not need a separate integrated flash device from the chip.

QuickLogic Eclipse II Family design flow

The QuickLogic Eclipse II Family offers a complete set of options, so it is quite easy to develop using this hardware and software.

The flexibility of this chip lies in its ability to meet your needs when you’re designing a platform or application. It has all the necessary components. As a result, they offer an optimized solution for different applications. It does not matter what system is needed. As a result, this solution can be helpful in many kinds of systems. They range from high-performance routers to low-power cell phones or even Bluetooth Low Energy devices.

The QuickLogic Eclipse II Family can be designed with all the different systems and platforms you need, depending on your needs. The chip is compatible with the most popular industrial design tools. Additionally, it is an industry best-in-class package.

The QuickLogic Eclipse II Family also includes a unique option called SPUM (System Support Package). This package can allow designers to upgrade the functionality of existing applications. To do so, they use the existing block options. The SPUM option enables designers to add any functionality that works without redesign. It also includes features like input/output (I/O) and a clock manager, which allows it to handle other functions used optimally.

The QuickLogic Eclipse II Family is also compatible with various software options, such as Xilinx® Vivado™ and ISE. In addition, the chip also has a support status based on SSTL (System Support Technology Library). As a result, it makes it possible to have access to a wide range of libraries that are updated regularly.

Programming

1. This is the “control center” for the QuickLogic Eclipse II Family. It allows designers to manage all the different operations performed using the tool. This is one of the essential functions of this library. It can create macros, graphs, and functions to manage, monitor, and control all the different blocks in its hardware architecture.

2. The QuickLogic Eclipse II Family project includes a simple interface. They include mainly graphic and text options to help you visualize your design and simplify complex tasks when programming them in a simulator. It also has an editor with options that provide basic text editing capabilities.

3. The QuickLogic Eclipse II Family has a utility that allows you to manage all the different components of the system and export the results. For example, it is possible to select which block and channels work with your project, as well as your final output and I/O options. You can also set your programming options. They include high-performance or low-power mode or adaptive clock management. The software also has options for controlling all the design’s different options.

The QuickLogic Eclipse II family has a simple yet powerful architecture. It allows designers to create any system they need, depending on what kind of functionality they need. It includes features like a high level of performance and efficiency, integrated DDR2 flash memory, Serial Port interface, and IEEE 802.11 b/g/n. They are essential, especially when used in smartphones or IoT devices. In addition, the chip has a wide support status that makes it possible to have access to a wide range of libraries that are updated regularly.

Continuous Development

This is a unified hardware and software hardware for all the applications that need a built-in system-on-chip solution with various design options. It connects any system with an industry-standard connector (SPI or USB), allowing easy integration into any design.

The QuickLogic Eclipse II Family provides designers with all the functions required for a complete system-on-chip solution. It offers excellent flexibility. So, it is possible to access different devices and features to provide the optimal solution for your design. The chip is compatible with all the popular design tools and is an industry best-in-class package. It can allow its users to develop applications with a high level of performance that are easy and simple to use.

The QuickLogic Eclipse II Family is a unified hardware and software platform. We can use it to solve any system-on-chip (SoC) design problem. It is also known as a “one-stop-shop” for SoC development teams that want to integrate an innovative, high-performance SoC into their design. The chip has all the necessary components that offer an optimized solution for different applications, no matter what system you use.

The QuickLogic Eclipse II Family provides all the necessary elements. It allows designers to create any applications they need from a single chip solution. It also has a wide support status that makes it possible to have access to a wide range of libraries that are updated regularly.

The design depends on a hard macro core, a soft microcontroller (SMCU), and a DMA channel. In addition, it includes a wide range of customization options for the user interface. Also, it provides interface communication between the application processor and peripherals.

Technical features

The QuickLogic Eclipse II Family has a powerful yet simple architecture that allows a wide range of features. The chip is easy to use. It has all the required components to access all the different types of functionality. In addition, we can manage all the peripheral and I/O devices by a common interface for easy integration in any system or design.

The platform includes all the different peripherals and interfaces used in modern SoC designs. Examples include USB, TTL serial port, and I2C interfaces. It also integrates with DDR2 Flash memory for efficient data storage and fast transfer rates between main memory or flash memory and peripherals.

1. Security Features

The QuickLogic Eclipse II Family can help secure designs to connect devices in a network. This is particularly useful for secure networks and mobile devices that require a high level of wireless security. The library includes 802.11i and WPA2 encryption, a built-in AES crypto engine, 128-bit hardware random number generator, and an integrated hardware security coprocessor (HWSC) with a real-time network protocol processor.

2. Embedded Computational Units (ECUs)

The QuickLogic Eclipse II Family features a powerful embedded device engine with a wide range of computational units that the main processor can access. This means that it has all the different functions needed for modern SoC designs. This design, known as an Embedded Block, was initially designed to access all the essential computational units needed in modern systems and applications.

The QuickLogic Eclipse II Family can work with Xilinx development tools. It includes Vivado IP, ISE, and Quartus® Design Suite software and tools. It also has a wide range of software for communication protocols. Examples include Bluetooth® Low Energy (BLE), Ethernet, Wi-Fi, or ZigBee protocols.

3. Advanced Clock Network

The QuickLogic Eclipse II Family features an advanced clock network. It allows a wide range of different types of applications and designs to use. This design comprises a set of programmable phase-locked loops and programmable clock generators. This part allows for high levels of efficiency and performance while keeping the overall power consumption to a minimum.

A PLL multiplier unit generates multiple clocks with very narrow frequency dividers. It also includes a PCG channel that we can use in many ways. Examples include generating high operating frequencies or supporting complex digital interface standards and protocols like PCI Express, SDRAM memory controllers, or SATA/USB 2.0 Serial ATA.

a) User programmable Phase-Locked Loops (PLL):

The QuickLogic Eclipse II Family features various PLLs programmed and used in different applications. It includes PLLs for single- and multi-spindle operation unipolar and bipolar PLLs. It has recommended performance specifications for high efficiency. This design also allows for easy customization of the clock frequency or phase. In addition, they have advanced algorithms and simple control elements available in the user interface.

b) Quadrant-based segmentable clock networks

The QuickLogic Eclipse II Family has a segmentable Clock network. As a result, it allows advanced flexibility in applications like multiplexed digital signal processing and multi-core parallelism. This behavior is helpful in many networks and systems, but it is relatively new. In addition, it allows very low-power designs with minimal degradation.

The design allows for the easy generation of quadrants based on the system’s transfer characteristics and specific interests. It also provides complete flexibility in communication between the peripheral modules and PLLs.

c) High drive input-only networks

The QuickLogic Eclipse II Family has an advanced high-frequency PLL and a clock generator attached to an input-only network. It allows for very low power consumption, with high efficiency at the same time. Additionally, it eliminates the need for jitter reduction, which we use in traditional PLLs. This design can also be helpful in critical applications where we need low-temperature operating conditions.

d) Multiple dedicated low skew clock networks

The QuickLogic Eclipse II Family has four different clock networks. It can improve the overall performance of systems with high-speed data transfer rates. These networks also have low skew and high-performance frequency dividers. So, it guarantees a reliable operation at very low power consumption.

4. Programmable I/O

The QuickLogic Eclipse II Family has a wide range of programmable I/O. They easily integrate peripherals and devices into different SoC designs. We can use it in various applications. They include Motor Drive controllers, Industrial Control Systems, Portable Medical Devices, and Instrumentation. The library consists of I/O like UART, USB 2.0 Host/Device, USB OTG HS, High-Speed SPI™ Master/Slave, and other special-purpose interfaces. This library also includes peripheral control modules and registers and a variety of system modules.

a) Programmable I/O standards:

The library includes different I/O standards, like USB 2.0, Serial Interfaces, Ethernet, and other serial interfaces. Also, it consists of a variety of general-purpose I/O-like sixteen-bit timers. In addition, it interrupts controllers for better control over the system.

b) Programmable slew rate control

The QuickLogic Eclipse II Family has a series of different low-skew input-only PLLs. As a result, we can use it to produce a slew rate for any system or application. This makes it an ideal solution for data transfer applications in which system response time is crucial. Examples include high-speed communication systems and digital signal processing.

c) High-performance I/O cell

The QuickLogic Eclipse II Family provides a high-performance version of the I/O blocks. It allows for a higher density configuration in different applications, like multi-core systems or GPGPUs. This design also features flexible power management options. Examples include pre-driver error-correction buffers and automatic configuration for different electrical specifications.

5. Embedded Dual Port SRAM

The QuickLogic Eclipse II Family has a highly integrated embedded dual-port SRAM. As a result, they have high performance and low power consumption. This type of module would often be helpful for higher levels of performance and smaller sizes in various designs like communication modules, digital signal processors, or other systems where a high level of speed is needed.

It has good endurance, allowing for multiple memory devices soldered to the same board and very low power consumption.

a) Configurable and cascadable aspect ratio

The QuickLogic Eclipse II Family supports new and advanced high-speed interfaces, like PCI Express. However, it requires a specific aspect ratio to guarantee its performance. In addition, this solution allows for the configuration and cascading of different SRAM memory devices into larger structures with a programmable aspect ratio.

b) RAM/ROM/FIFO wizard for automatic configuration

This technology allows for automatic configuration of the part using a programmable memory device. It also allows for integrated RAM/ROM/FIFO structures. These configurations guarantee easy data management and flexible high-performance applications. Examples include motor controllers used in industrial automation systems or professional robotics.

c) Up to twenty-four 2,304 bit dual-port high-performance SRAM blocks

The QuickLogic Eclipse II Family has a floating-point memory structure that supports a wide range of different high-performance applications. The dual-port structure has a programmable input-output mechanism. In addition, it has up to twenty-four 2,304 bit blocks and customized options.

6. Flexible Programmable Logic

The QuickLogic Eclipse II Family also features flexible programmable logic. It allows the easy integration of additional functionalities. Examples include analog to digital converters (ADCs). It also supports advanced signal conditioning layers and other peripherals. As a result, they easily connect with high performance and low power consumption.

a) IEEE compliant

The QuickLogic Eclipse II Family is IEEE 1149.1 boundary-scan compliant and supports design for testability. It also has various peripherals, like PLLs. We can easily configure it. They include clock networks, high-performance I/O cells, multiple dedicated low-skew clock networks, dual-port SRAM memory blocks, and flexible programmable logic.

b) System gates:

This technology uses logic that presents up to 320 K logic gates through programmable Input/Output blocks. This design allows for the easy integration of custom-built systems. In addition, it provides all the required blocks to configure and build customized applications.

c) User pins:

The QuickLogic Eclipse II Family has many available user pins. As a result, we can support any analog signal and other different applications. In addition, we can use these pins to interface the logic with numerous different peripherals. Examples include analog-to-digital converters (ADCs), ADCs, digital signal processors (DSPs), and other types of signal conditioners.

d) I/O:

The QuickLogic Eclipse II Family provides up to 310 I/O. This solution is ideal for communication systems, portable medical devices, industrial automation systems, and other applications where many peripheral interfaces are needed.

e) Embedded SRAM bits:

The QuickLogic Eclipse II Family has a floating-point memory structure supporting high-performance applications. It also comes with an integrated floating-point accelerator, supporting integer or floating-point data types. In addition, the embedded SRAM has up to 55.3 K bits for 1024 full 32-bit words or 512 full 64-bit words to support high-density applications.

f) Dedicated flip-flops:

The QuickLogic Eclipse II Family has a flexible architecture that allows 4,002 dedicated flip-flops. These flip-flops can support various applications. Examples include industrial control systems, medical devices, and other necessary systems.

g) 1.8 V VCC, 1.8/2.5/3.3 V drive capable I/O:

The QuickLogic Eclipse II Family has a wide range of I/O voltages. It depends on the system’s application and necessary electrical specifications. The I/O is capable of 1.8 V, 1.8/2.5/3.3 V drive voltages, and TTL or ECL inputs and outputs. We can use it for high-speed communication systems in industrial automation or robotics applications.

h) 14 µA standby current:

The QuickLogic Eclipse II Family has a low standby current, which allows the device to operate with low power consumption. It also has a reduced leakage current, which reduces unwanted power consumption. This design allows for a high-performance system with low energy consumption and high reliability.

Eclipse II Family Devices

QL8325-6PTN280I, QL8150-6PUN196C, QL8150-6PQ208C, QL8150-6PTN196I, QL8050-6PT196C, QL8150-6PTN196C, QL8325-6PQN208C, QL8150-6PT280C, QL8050-6PFN144I, QL8150-6PT196I, QL8050-6PV100M, QL8150-6PT196C, QL8325-8PQN208C, QL8150-6PQ208I, QL8325-8PQ208M, QL8150-6PF144I, QL8325-8PQ208C, QL8050-TQFP144C, QL8325-6PT280C, QL8050-ESPV100C, QL8325-6PS484C, QL8050-EEPV100C, QL8325-6PF208C, QL8050-8PV100I, QL8325-3PT280C, QL8050-8PF144M, QL8250-7PT280C, QL8050-6PV100I, QL8250-7PQ208C, QL8050-6PV100C, QL8250-6PQ208C, QL8050-6PTN196C, QL8150-ESPF144C, QL8050-6PT196I, QL8150-8PT196C, QL8050-6PF144C, QL8150-7PV100C, QL8025-ESPV100C, QL8150-7PT484C, QL8025-6PV100C, QL8150-7PQ208C, QL8025-6PF144C, QL8150-6PUN196ES


Conclusion

In conclusion, the QuickLogic Eclipse II Family has various features. They include dual-port memory and programmable logic, beneficial for various applications. Furthermore, the QuickLogic Eclipse II Family has a flexible configuration. It allows customized systems to integrate easily. Finally, this family allows for the easy design of high-performance applications. A good example is communication systems at high speeds and low energy consumption.