The Xilinx-7 FPGA series Xilinx XC7K160T-2FFG676i consists of a total of 4 families namely spartan-7, Artix-7, Kintex-7, and Virtex-7. This FPGA is manufactured based on higher-end technology with low power consumption capabilities and an unmatched increase in the performance of the system. This IC has a state-of-the-art FPGA logic that is grounded on a lookup table of 6 inputs which may be configured in the form of distributed memory. With its integrated FIFO logic enabled 36Kb block RAM, it can do data buffering on-chip. The rapid speed serial connectivity along with integrated numerous gigabit transceivers that range from 600Mb/s till 28.05 Gb/s offers a dedicated mode for low power consumption. The DSP slices have a total of 25×18 multipliers along a high-tech pre-adder for filters, an accumulator of 48 bits. Xilinx XC7K160T-2FFG676i has outstanding clock management tiles, a mixed-mode clock manager, and a phase-locked loop for greater accuracy and less jitter.
Electrical Characteristics of Xilinx XC7K160T-2FFG676i
The single-ended outputs of the device are utilizing a traditional CMOS pull/push structure at its output that drives in HIGH mode at VCCO and a LOW mode towards GND. This can also be put into a HIGH-Z state. The designer of the system is capable of specifying output strength and its slew rate too. Its input is always in active mode; however, it is often ignored whenever its output is active. Every of its pin may or may not have an optional pull-down or pull-up resistor. Most of the pairs of pins of Xilinx XC7K160T-2FFG676i could be configured in the form of a differential output or input pairs. The input pair of pins can also be ended along 100 Ohms resistor. Entire families of this device are supporting differential standards that go beyond differential HSTL, BLVDS, differential SSTL, LVDS, and RSDS. Every of its input/output is supporting standards of memory input/output like differential and single-ended HSTL.
The transceivers of the Xilinx XC7K160T-2FFG676i are offering out-of-band signaling that is more often utilized for sending lower-speed signals from the transmitter to that of the receiver. Whereas, the higher speed transmission of serial data is not in active mode. This is conventionally achieved at a time when a link is in the form of power-down mode. It can also be achieved when a link is not yet initialized.
Built-in Interfaces for PCI Express Design
There are numerous built-in blocks for various interfaces in Xilinx XC7K160T-2FFG676i such as block for compliance to PCI express base with specifications of 3.0 or 2.1 along with the capability of root-port and endpoint. These blocks are supporting different generations such as Gen1 of 2.5 Gb/s, Gen2 of 5 Gb/s, and Gen3 of 8 Gb/s. There are various high-tech configuration options such as end-to-end CRC error detection, and high-tech error reporting. All of the families of devices i.e., Virtex-7, Kintex-7, and Artix-7 are comprising of an integrated block for the technology of PCI express that has the capability for root port and endpoint. The Xilinx is offering an IP wrapper that is light in weight, easy to utilize, and configurable too tying numerous building blocks for clocking resources, block RAM, transceivers, and PCI express. The designer of the system is capable of having control over numerous configurable parameters such as filtering, decoding register for base address, the clock frequency of reference, interface speeds of FPGA logic, highest payload size, and lane width.
Partial Reconfiguration, Readback, and Encryption
In almost all of the Xilinx XC7K160T-2FFG676i series, the bitstream of FPGA is consisting of sensitive customer IP. This IP is protected with AES technology of 256-bit encryption along with an authentication mechanism of SHA-256 for prevention against illegal design piracy. FPGA is performing decryption while the configuration is in progress through an internally installed battery-enabled RAM. The configuration data could be read back irrespective of having an impact on the operation of the system. Usually, the configuration is known as all an all or nothing operation but in Xilinx XC7K160T-2FFG676i series devices partial support is given to configuration. This feature is powerful and is flexible too allowing users to make changes in different parts of FPGA keeping all other parts in a static position.
Analog to Digital Converter
Xilinx XC7K160T-2FFG676i has an analog to digital converter having numerous features comprising of a 12-bit dual-mode single MSPS analog to digital converter. The ADC is having over 17 user-configurable and flexible analog inputs. There is an option for external reference and an on-chip temperature sensor with ±4°C accuracy. There is non-stop JTAG access to all of the measurements taken by analog to digital converter. Almost all of the devices of the Xilinx-7 family have a built-in analog to digital converter interface designated as XADC. When the XADC is combined with the capability of programming logic, it is capable of addressing a vast range of monitoring and data acquisition requirements.
The XADC of Xilinx XC7K160T-2FFG676i is consisting of a 12-bit single MSPS analog to digital converter having a separate track for holding amplifiers along with an on-chip multiplexer, supply, and thermal sensors. Both of the ADCs could be configured collectively for sampling the two external-input channels of analog mode. The hold and track amplifier are supporting a wide range of analog input types of signals comprising of differential, bipolar, and unipolar types. The analog inputs are capable of supporting signals with a bandwidth of almost 500 kHz at a sampling rate of over 1 MSPS. The possibility of supporting higher bandwidth is also possible through the utilization of a multiplexer at its external side along with a dedicated analog input. The XADC is utilizing an on-chip circuit for referencing optionally. This is eliminating any requirement for an external component in an active state for primary on-chip monitoring of power supply rails and temperature.
Easy Path-7 of Xilinx XC7K160T-2FFG676i
The EasyPath-7 is delivering a very fast, risk-free, and simple solution for making reductions in costs for Virtex-7 and Kintex-7 family designs. This is also supporting the same speed grades, packages, and is matching the entire range of Kintex-7 and Virtex-7 specifications when timing and functioning are considered. Irrespective of any requalification and re-engineering, EasyPath-7 is delivering the lowest possible product cost when compared to any other competitor FPGA.