Skip to content

How to Configure an Intel Agilex Design

The Agilex FPGA is based on similar design principles as the Stratix but has several hardened features and external connections that are more versatile and capable of supporting various technologies. The Agilex FPGA can connect to various technologies such as High Bandwidth Memory (HBM) and next-generation 112G transceivers. In addition, Agilex FPGA also supports Optane DC Persistent Memory (OPRAM).

The Smart Configuration

The first step in configuring an Intel Agilex design is to open the Intel Quartus Prime software and select the relevant settings file. This software will provide you with the current location of the error and the details. Alternatively, you can check the status of the nCONFIG rsu_status command. Afterward, run the Intel Agilex Configuration User Guide and save the changes.

The Intel Quartus Prime Programming File Generator will generate an SPT. This SPT contains up to 507 application images and one factory image. This configuration file will replace the standard firmware. In addition, the SPT contains a pointer to the decision data and one factory image. The Intel Quartus Prime Pro Edition tools do not require the location of the decision image. This step is the essential part of the configuration. It allows you to create a multi-partition file for your design.

The AS Configuration Serial Output Timing Diagram defines the timing parameters for the Intel Agilex design. The configuration diagram also specifies the maximum power supply ramp time. The Avalon ST Configuration Timing Diagram defines the set-up and propagation delay. The data-path table is not exhaustive. Instead, it is intended as a guide to help you optimize your Intel Agilex design configuration. As a result, it will help you avoid common design pitfalls and boost productivity.

Configuration via Protocol

The Configuration via Protocol is another option for your Intel Agilex design. This configuration method creates separate images for the core logic and the periphery. This method increases the security of the proprietary core image while reducing system costs. It is available for the Endpoint variants of Intel FPGA. The configuration scheme is called CvP. In addition, the CvP configuration scheme is compatible with the Endpoint variants only.

The configuration of Intel Agilex gadgets uses dedicated JTAG pins. These pins enable seamless access to many useful functions and tools. For debugging, it takes precedence over the MSEL pins and overrides them. Additionally, you can disable a JTAG port for security reasons. So, the configuration of Intel Agilex appliances is easier and faster with JTAG than ever before. It is also possible to modify the configuration of Intel FPGA IP present in the Intel Quartus Prime software.

Incorporating the Mailbox Client Intel FPGA IP

If your designs do not use an HPS, you will need to incorporate Mailbox Client Intel FPGA IP. This IP helps you communicate or converse with the SDM and access quad SPI flash memory. Additionally, it allows you to monitor system status. It also supports remote system upgrade operations. Here are the features of Mailbox FPGA IP. First, you can download the User Guide from Intel. After downloading, you can download and install the Mailbox Client software.

The FPGA IP connects the host and secure device manager (SDM). It supports both the Avalon Memory-Mapped and Intel Stratix 10 devices and allows peripheral clients to communicate with SDM. It includes FIFOs having the highest depth of 1024 entries, and it consists of an interrupt to let the SDM know if an input FIFO is full or when an output FIFO comprises valid data.

The Mailbox Client must read and interpret all four words in the response. These words include the Offset Name Description, the SPT0, and SPT1 quad SPI flash address, the command and response header, and the address of the Avalon Master Bridge. This process takes some time, so it is essential to plan. If you need to design a Mailbox Client for an IP, it is good to download the Mailbox Client FPGA IP for it.

Configuration scheme in Intel Quartus Prime

The Intel Quartus Prime Standard Edition software has various options for configuring the boards. These settings determine the board and system designs, so you should also consider them carefully during the planning phase. For example, you should consider the pins and other configuration options for the General category of the Device and Pin Options dialog box when choosing board settings. Similarly, you should ensure that they have the desired file format and version when choosing programming files.

The software automatically determines the start address for each page and aligns the pages on a 128 KB boundary. The software also generates version information for the files that you convert. You can use the software’s Convert Programming File Tool to do this automatically. The Convert Programming File tool also generates version information for files. The software automatically generates these files for you by default, but you can customize them to meet your specific requirements.

The configuration file generator in the Intel Quartus Prime software generates Intel Stratix 10 remote system upgrade flash programming files. The software also provides instructions for using the Mailbox Client Intel(r) FPGA IP core to program the system. Ensure that Page 0 is selected and leave the Factory Image mode’s default address to Auto. This software can also generate RSU images for Intel Quartus Prime.

In addition to AS programming, the Intel Quartus Prime Programmer can program flash memory devices via the AS header. This device supports the ASx4 configuration. Intel Quartus Prime supports ASx4 configuration and direct programming of quad SPI flash devices. The serial flash programming is also supported, and there are several options for programming the ASx4 interface. The SDM Helper SOF image provides SDM firmware to program a newly populated board.

Access to flash memory

When creating a device, you should always be aware of the Intel Agilex design access to flash memory. This memory is accessed as soon as the system exits the reset state. Therefore, it’s essential that the power supply can provide an equal ramp-up time. If this is not the case, the SDM will report memory missing. Fortunately, Intel has provided download cables that can help you debug your device’s flash memory.

The Intel Agilex design provides dedicated JTAG pins that enable the device’s configuration and provide seamless access to a variety of useful tools and functions. These tools include Signal Tap and System Console. The Intel Agilex design also supports MSEL CvP, which utilizes an external PCIe host device as a Root Port. It can specify up to an x16 PCIe link. In addition, you can set the SDM input buffer data rate and bitstream compression ratio limits.

Although the performance of Agilex is available at current specifications, the manufacturer reserves the right to change specifications at any time. While the performance of the FPGA is guaranteed to match the current specifications, the company reserves the right to alter them without prior notice. The maximum speed of the Intel Agilex Design Access to Flash Memory recently changed to 33 MHz. This means that Agilex upgraded from previous models. Rayming PCB & Assembly is looking forward to using this technology to take things to the next level.